Untitled attachment

Notices where this attachment appears

1. Tube🌞Time (tubetime@mastodon.social)'s status on Thursday, 28-Sep-2023 17:44:34 JST Tube🌞Time

   in reply to

   seems that i typo'd the wiring between the top level verilog module and the module that handles the micro channel bus. it's a floating connection and it seems to mostly just sit at a logic 0.